drm/amd/display: Attempt to avoid empty TUs when endpoint is DPIA

Browse source

[WHY]
Empty SST TUs are illegal to transmit over a USB4 DP tunnel.
Current policy is to configure stream encoder to pack 2 pixels per pclk
even when ODM combine is not in use, allowing seamless dynamic ODM
reconfiguration. However, in extreme edge cases where average pixel
count per TU is less than 2, this can lead to unexpected empty TU
generation during compliance testing. For example, VIC 1 with a 1xHBR3
link configuration will average 1.98 pix/TU.

[HOW]
Calculate average pixel count per TU, and block 2 pixels per clock if
endpoint is a DPIA tunnel and pixel clock is low enough that we will
never require 2:1 ODM combine.

Cc: stable@vger.kernel.org # 6.6+
Reviewed-by: Wenjing Liu <wenjing.liu@amd.com>
Acked-by: Hamza Mahfooz <hamza.mahfooz@amd.com>
Signed-off-by: Michael Strauss <michael.strauss@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Michael Strauss 2024-05-07 12:03:15 -04:00 • committed by Alex Deucher

parent 2d62bb450e

commit 37256027b4

3 changed files with 75 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

72

drivers/gpu/drm/amd/display/dc/hwss/dcn35/dcn35_hwseq.c

View file

2

drivers/gpu/drm/amd/display/dc/hwss/dcn35/dcn35_hwseq.h

View file

2

drivers/gpu/drm/amd/display/dc/hwss/dcn35/dcn35_init.c

View file