Altera TSE: Work around unaligned DMA receive packet issue with Altera SGDMA

Browse source

This patch works around a recently discovered unaligned receive dma problem
with the Altera SGMDA. The Altera SGDMA component cannot be configured to
DMA data to unaligned addresses for receive packet operations from the
Triple Speed Ethernet component because of a potential data transfer
corruption that can occur. This patch addresses this issue by
utilizing the shift 16 bits feature of the Altera Triple Speed Ethernet
component and modifying the receive buffer physical addresses accordingly
such that the target receive DMA address is always aligned on a 32-bit
boundary.

Signed-off-by: Vince Bridgers <vbridgers2013@gmail.com>
Tested-by: Matthew Gerlach <mgerlach@altera.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

...

This commit is contained in:

Vince Bridgers 2014-04-24 16:58:08 -05:00 • committed by David S. Miller

parent c2163260ea

commit 37c0ffaad2

6 changed files with 101 additions and 51 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

drivers/net/ethernet/altera/altera_msgdma.c

View file

3

drivers/net/ethernet/altera/altera_msgdma.h

View file

105

drivers/net/ethernet/altera/altera_sgdma.c

View file

3

drivers/net/ethernet/altera/altera_sgdma.h

View file

4

drivers/net/ethernet/altera/altera_tse.h

View file

30

drivers/net/ethernet/altera/altera_tse_main.c

View file