arm64: dts: allwinner: a64: Add L2 cache nodes

Browse source

Current kernels complain when booting on an A64 Soc:
....
[    1.904297] cacheinfo: Unable to detect cache hierarchy for CPU 0
....
Not a real biggie on this flat topology, but also easy enough to fix.

Add the L2 cache node and let each CPU point to it.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
Signed-off-by: Chen-Yu Tsai <wens@csie.org>

...

This commit is contained in:

Andre Przywara 2018-07-30 13:31:19 +01:00 • committed by Chen-Yu Tsai

parent fcddd1f609

commit 39defc8132

1 changed files with 9 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi

View file