spi: rockchip: Preset cs-high and clk polarity in setup progress

Browse source

After power up, the cs and clock is in default status, and the cs-high
and clock polarity dts property configuration will take no effect until
the calling of rockchip_spi_config in the first transmission.
So preset them to make sure a correct voltage before the first
transmission coming.

Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Link: https://lore.kernel.org/r/20220216014028.8123-5-jon.lin@rock-chips.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Jon Lin 2022-02-16 09:40:26 +08:00 • committed by Mark Brown

parent 869f2c94db

commit 3a4bf922d4

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 24 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

24

drivers/spi/spi-rockchip.c

View file