dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller

Browse source

Add DT binding documentation for L2 cache controller found on RZ/Five SoC.

The Renesas RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP
Single) from Andes. The AX45MP core has an L2 cache controller, this patch
describes the L2 cache block.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Tested-by: Conor Dooley <conor.dooley@microchip.com> # tyre-kicking on a d1
Link: https://lore.kernel.org/r/20230818135723.80612-5-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

...

This commit is contained in:

Lad Prabhakar 2023-08-18 14:57:21 +01:00 • committed by Palmer Dabbelt

parent b79f300c1f

commit 3e7bf4685e

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

1 changed files with 81 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

81

Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml vendored

View file