drm/i915/perf: rework mux configurations queries

Browse source

Gen8+ might have mux configurations per slices/subslices. Depending on
whether slices/subslices have been fused off, only part of the
configuration needs to be applied. This change reworks the mux
configurations query mechanism to allow more than one set of registers
to be programmed.

v2: s/n_mux_regs/n_mux_configs/ (Matthew)

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>

...

This commit is contained in:

Lionel Landwerlin 2017-06-13 12:23:01 +01:00 • committed by Ben Widawsky

parent f532023381

commit 3f488d9985

4 changed files with 151 additions and 81 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

drivers/gpu/drm/i915/i915_drv.h

View file

215

drivers/gpu/drm/i915/i915_oa_hsw.c

View file

4

drivers/gpu/drm/i915/i915_oa_hsw.h

View file

7

drivers/gpu/drm/i915/i915_perf.c

View file