drm/nouveau/kms/nv50-: Use downstream DP clock limits for mode validation

Browse source

This adds support for querying the maximum clock rate of a downstream
port on a DisplayPort connection. Generally, downstream ports refer to
active dongles which can have their own pixel clock limits.

Note as well, we also start marking the connector as disconnected if we
can't read the DPCD, since we wouldn't be able to do anything without
DPCD access anyway.

Signed-off-by: Lyude Paul <lyude@redhat.com>
Reviewed-by: Ben Skeggs <bskeggs@redhat.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200826182456.322681-15-lyude@redhat.com

...

This commit is contained in:

Lyude Paul 2020-08-26 14:24:50 -04:00

parent 3d3721ccb1

commit 409d38139b

3 changed files with 15 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/nouveau/dispnv50/disp.c

View file

15

drivers/gpu/drm/nouveau/nouveau_dp.c

View file

1

drivers/gpu/drm/nouveau/nouveau_encoder.h

View file