dt-bindings: riscv: Add T-HEAD C906 and C910 compatibles

Browse source

The C906 and C910 are RISC-V CPU cores from T-HEAD Semiconductor.
Notably, the C906 core is used in the Allwinner D1 SoC.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Acked-by: Rob Herring <robh@kernel.org>
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

...

This commit is contained in:

Samuel Holland 2022-08-15 00:08:05 -05:00 • committed by Conor Dooley

parent 9abf2313ad

commit 41adc2fbad

1 changed files with 2 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/devicetree/bindings/riscv/cpus.yaml

View file