drm/amdgpu: enable one vf mode on sienna cichlid vf

Browse source

sienna cichlid needs one vf mode which allows vf to set and get
clock status from guest vm. So now expose the required interface
and allow some smu request on VF mode. Also since this asic blocked
direct MMIO access, use KIQ to send SMU request under sriov vf.

OD use same command as getting pp table which is not allowed for
 sienna cichlid, so remove OD feature under sriov vf.

Signed-off-by: Horace Chen <horace.chen@amd.com>
Reviewed-by: Monk Liu<monk.liu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Horace Chen 2021-02-25 15:22:51 +08:00 • committed by Alex Deucher

parent 152bb95c38

commit 4215a11923

5 changed files with 20 additions and 16 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/amd/amdgpu/amdgpu_device.c

View file

2

drivers/gpu/drm/amd/pm/amdgpu_pm.c

View file

10

drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c

View file

10

drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c

View file

12

drivers/gpu/drm/amd/pm/swsmu/smu_cmn.c

View file