ASoC: rockchip: Reorder clock enable sequence

Browse source

bui duc phuc <phucduc.bui@gmail.com> says:

This series reorders the runtime resume clock enable sequence in the
Rockchip SPDIF and PDM drivers to enable the bus clock before the
functional controller clock.

It also updates the SPDIF DT binding clock descriptions to match the
actual clock usage in the driver.

Additionally, this v2 adds two new patches addressing issues reported
by the Sashiko AI Review tool regarding regcache sync failure handling
and runtime PM resume status validation.

Testing:
  - Patch 1: Verified (dt_binding_check passed).
  - Patches 2 to 5: Compile tested only. Please help test if you have
    the relevant Rockchip hardware.

Link: https://patch.msgid.link/20260602101608.45137-1-phucduc.bui@gmail.com

...

This commit is contained in:

Mark Brown 2026-06-11 20:49:43 +01:00

parent 216f7452a6 ee7b5f7b39

commit 4263ed78c5

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

3 changed files with 17 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/devicetree/bindings/sound/rockchip-spdif.yaml

View file

16

sound/soc/rockchip/rockchip_pdm.c

View file

11

sound/soc/rockchip/rockchip_spdif.c

View file