RISC-V config update for v6.11

StarFive:
 Enable most of the options needed for the jh7100 based boards to be
 properly testable with defconfig.
 
 Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZorLpAAKCRB4tDGHoIJi
 0jCRAPwP4dWXvXRr3889fZKWhwG8QgPp4WOMWUN6qEXXrc5p1gD+L6VOKPblFH6e
 4cVv8BwYHpqhhVt0P+wU6lvtq2xnLAc=
 =PAkK
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmaMPwMACgkQYKtH/8kJ
 UieEvQ//XP74fK0j/RCHTJlTzpT7J6rcl5dumQ6Y4Abt+DQTFcwC5evMmFwLcZFc
 WBVsDiuJi7NXJhIJaXUEbAjQhgAMR+lNm985Gi1dKMEuYGtUvpoNH2D4h0/RBJJH
 rnJ3FNZBwkfsXf7pF3BY8jlBQk9Qu9yGYfiD3F2sjuClLYvU0AIjv0cO7yph/pUR
 NLrgfPr748A5SnwbQDN9zO8S6uv6hjpL4qG0q/ao9UjiD76yTK61Xet27KRr9coE
 B3ylawAw484D72/iJBtoYgtqZlUDCTJQxsXIE9Fxz3kfGzCIhEV4dG0LSqqNkn8I
 nq3hUkoONt1HYkgOP5HkV4Nl51Z0Haf7Nu4h0ikORg6VFGGKeou+6MYrc/tRNgTl
 bqa0hKAyeQhr/xZuPgKFve8prIeJNoBaxLEzC1pvk++pgfyLaCMvu2/8uH0C1mhW
 dH7TxvmF/P7nsaGANOIWD7cz7d4Gear0qiFYXsNHOBRoHR2wHpqipiVTIv4cgw4A
 u4NWC9e9OKoB1HYqaUYreHkMYuocCLvwAj+Bi22kH5YgofbQx/zn4GCQaQn6XX6f
 /s9XV+Tn8kt/wz39DJr9MVTFoJ0YdUlJwCYmA+F2qz+DXDOmExj14U/sP7nnKqgR
 jEolQVmRv9PjcTjhu48P1NBQb5SsWINUZH9cz8+rUVmrdBO6vsU=
 =ib+4
 -----END PGP SIGNATURE-----

Merge tag 'riscv-config-for-v6.11' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/defconfig

RISC-V config update for v6.11

StarFive:
Enable most of the options needed for the jh7100 based boards to be
properly testable with defconfig.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

* tag 'riscv-config-for-v6.11' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
  riscv: defconfig: Enable StarFive JH7110 drivers

Link: https://lore.kernel.org/r/20240707-unused-outflank-aa127ccb2cfe@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2024-07-08 21:33:23 +02:00
commit 43528789a0