drm/i915/xe2lpd: Re-order DP AUX regs

Browse source

The address of CTL and DATA registers for DP AUX were changed in Xe2_LPD:
now they are all in a single range, with CH_A and CH_B coming right after
the USBC instances. Like was done when moving registers to PICA, use
a helper macro to remap the ch passed to an index that can be used to
calculate the right offset.

Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20230919192128.2045154-12-lucas.demarchi@intel.com

...

This commit is contained in:

Lucas De Marchi 2023-09-19 12:21:18 -07:00

parent 858c19720c

commit 449f87e66d

3 changed files with 24 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

drivers/gpu/drm/i915/display/intel_display_power_well.c

View file

8

drivers/gpu/drm/i915/display/intel_dp_aux.c

View file

19

drivers/gpu/drm/i915/display/intel_dp_aux_regs.h

View file