drm/i915: Calculate the VT-d guard size in the display code

Browse source

Currently i915_gem_object_pin_to_display_plane() uses
i915_gem_object_get_tile_row_size() to calculate the tile row
size for the VT-d guard w/a. That's not really proper since
i915_gem_object_get_tile_row_size() only works for fenced BOs,
nor does it take rotation into account.

Remedy the situation by calculating the VT-d guard size in the
display code where we have more information readily available.
Although the default guard size (168 PTEs now) should cover
the more typical fb size use cases anyway, and only very large
Y/Yf-tiled framebuffers might have tile row size that exceeds it.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20250122151755.6928-4-ville.syrjala@linux.intel.com
Reviewed-by: Jani Nikula <jani.nikula@intel.com>

...

This commit is contained in:

Ville Syrjälä 2025-01-22 17:17:53 +02:00

parent 2ffa487851

commit 44a34dec43

10 changed files with 57 additions and 16 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

33

drivers/gpu/drm/i915/display/intel_fb.c

View file

3

drivers/gpu/drm/i915/display/intel_fb.h

View file

12

drivers/gpu/drm/i915/display/intel_fb_pin.c

View file

1

drivers/gpu/drm/i915/display/intel_fb_pin.h

View file

2

drivers/gpu/drm/i915/display/intel_fbdev.c

View file

2

drivers/gpu/drm/i915/display/intel_overlay.c

View file

15

drivers/gpu/drm/i915/gem/i915_gem_domain.c

View file

2

drivers/gpu/drm/i915/gem/i915_gem_object.h

View file

1

drivers/gpu/drm/xe/display/xe_fb_pin.c

View file

2

drivers/gpu/drm/xe/display/xe_plane_initial.c

View file