clk: sunxi-ng: v3s: use sigma-delta modulation for audio-pll

Browse source

Previously it was not possible to achieve clock rates of 24.576MHz and
22.5792MHz, which are commonly required core clocks for the i2s
peripheral of v3s based SoCs.

Add support for those clock rates through the audio pll's sigma-delta
modulator.

Signed-off-by: Tobias Schramm <t.schramm@manjaro.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20210218112001.479018-2-t.schramm@manjaro.org

...

This commit is contained in:

Tobias Schramm 2021-02-18 12:20:01 +01:00 • committed by Maxime Ripard

parent a38fd87484

commit 46060be6d8

1 changed files with 22 additions and 11 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

33

drivers/clk/sunxi-ng/ccu-sun8i-v3s.c

View file