KVM: arm64: vgic-v3: Implement MMIO-based LPI invalidation

Browse source

Since GICv4.1, it has become legal for an implementation to advertise
GICR_{INVLPIR,INVALLR,SYNCR} while having an ITS, allowing for a more
efficient invalidation scheme (no guest command queue contention when
multiple CPUs are generating invalidations).

Provide the invalidation registers as a primitive to their ITS
counterpart. Note that we don't advertise them to the guest yet
(the architecture allows an implementation to do this).

Signed-off-by: Marc Zyngier <maz@kernel.org>
Reviewed-by: Oliver Upton <oupton@google.com>
Link: https://lore.kernel.org/r/20220405182327.205520-4-maz@kernel.org

...

This commit is contained in:

Marc Zyngier 2022-04-05 19:23:26 +01:00

parent 94828468a6

commit 4645d11f4a

4 changed files with 112 additions and 21 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

62

arch/arm64/kvm/vgic/vgic-its.c

View file

66

arch/arm64/kvm/vgic/vgic-mmio-v3.c

View file

4

arch/arm64/kvm/vgic/vgic.h

View file

1

include/kvm/arm_vgic.h

View file