ARM: EXYNOS: Fix the incorrect hierarchy of spi controller bus clock

Browse source

The sclk_spi clock is derived currently from the first level divider
(MMCx_RATIO) which is incorrect. The output of the first level clock
is divided by a second level divider (MMCx_PRE_RATIO), the output of
which is used as the spi bus clock (sclk_spi). Fix the clock hierarchy
issues for the sclk_spi clock.

Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org>
Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org>
[kgene.kim@samsung.com: changed the name of clk for consensus]
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

...

This commit is contained in:

Thomas Abraham 2012-07-14 10:53:08 +09:00 • committed by Kukjin Kim

parent 4922972eca

commit 46fda15c0c

1 changed files with 39 additions and 10 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

55

arch/arm/mach-exynos/clock-exynos4.c

View file