arm64: errata: Add Cortex-A520 speculative unprivileged load workaround

Browse source

Implement the workaround for ARM Cortex-A520 erratum 2966298. On an
affected Cortex-A520 core, a speculatively executed unprivileged load
might leak data from a privileged load via a cache side channel. The
issue only exists for loads within a translation regime with the same
translation (e.g. same ASID and VMID). Therefore, the issue only affects
the return to EL0.

The workaround is to execute a TLBI before returning to EL0 after all
loads of privileged data. A non-shareable TLBI to any address is
sufficient.

The workaround isn't necessary if page table isolation (KPTI) is
enabled, but for simplicity it will be. Page table isolation should
normally be disabled for Cortex-A520 as it supports the CSV3 feature
and the E0PD feature (used when KASLR is enabled).

Cc: stable@vger.kernel.org
Signed-off-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20230921194156.1050055-2-robh@kernel.org
Signed-off-by: Will Deacon <will@kernel.org>

...

This commit is contained in:

Rob Herring 2023-09-21 14:41:52 -05:00 • committed by Will Deacon

parent a654a69b9f

commit 471470bc70

5 changed files with 28 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/arch/arm64/silicon-errata.rst

View file

13

arch/arm64/Kconfig

View file

8

arch/arm64/kernel/cpu_errata.c

View file

4

arch/arm64/kernel/entry.S

View file

1

arch/arm64/tools/cpucaps

View file