clk: samsung: add top clock support for ExynosAuto v920 SoC

Browse source

This adds support for CMU_TOP which generates clocks for all the
function blocks such as CORE, HSI0/1/2, PERIC0/1 and so on. For
CMU_TOP, PLL_SHARED0,1,2,3,4 and 5 will be the sources of this block
and they will generate bus clocks.

Signed-off-by: Sunyeal Hong <sunyeal.hong@samsung.com>
Link: https://lore.kernel.org/r/20240821232652.1077701-5-sunyeal.hong@samsung.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>

...

This commit is contained in:

Sunyeal Hong 2024-08-22 08:26:52 +09:00 • committed by Krzysztof Kozlowski

parent 9224e288f2

commit 485e13fe2f

2 changed files with 1174 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/clk/samsung/Makefile

View file

1173

drivers/clk/samsung/clk-exynosautov920.c

View file