clk: mediatek: Add MT8188 vppsys1 clock support

Browse source

Add MT8188 vppsys1 clock controller which provides clock gate
controller for Video Processor Pipe.

Signed-off-by: Garmin.Chang <Garmin.Chang@mediatek.com>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Reviewed-by: Chen-Yu Tsai <wenst@chromium.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20230331123621.16167-17-Garmin.Chang@mediatek.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

...

This commit is contained in:

Garmin.Chang 2023-03-31 20:36:18 +08:00 • committed by Stephen Boyd

parent eb48cccda0

commit 4898e77f47

2 changed files with 110 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/mediatek/Makefile

View file

109

drivers/clk/mediatek/clk-mt8188-vpp1.c

View file