solos: support new FPGA RAM layout

Browse source

Buffer sizes have been changed to 2048 bytes.
Flash upgrades use a dedicated RAM block.
Add support for daughterboard.

Signed-off-by: Nathan Williams <nathan@traverse.com.au>
Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>

...

This commit is contained in:

Nathan Williams 2009-03-25 20:27:37 +11:00 • committed by David Woodhouse

parent 1329f4550f

commit 4dbedf43d2

1 changed files with 62 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

71

drivers/atm/solos-pci.c

View file