mmc: bfin_sdh: Add support for new RSI controller in bf60x

Browse source

In BF60x RSI controller:
1) MMR read/write width differs.
2) PWR and CTL MMRs are merged to together.
3) ROD and PD_DAT3 bit masks are obsolete.
4) New RSI block size MMR is defined.
5) The definition of DMA descriptor set size is changed.
6) set_ios should powers up controller in 2 steps.

In addition, this patch cleans up the spin locks.

Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
Signed-off-by: Chris Ball <cjb@laptop.org>

...

This commit is contained in:

Sonic Zhang 2012-08-08 00:13:32 -04:00 • committed by Chris Ball

parent 0462566b1e

commit 4ffdcf0469

1 changed files with 128 additions and 52 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

182

drivers/mmc/host/bfin_sdh.c

View file