tile/PCI: use cached pci_dev->pcie_mpss to simplify code

Browse source

The PCI core caches the "PCIe Max Payload Size Supported" in
pci_dev->pcie_mpss, so use that instead of pcie_capability_read_dword().

Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>

...

This commit is contained in:

Yijing Wang 2013-09-09 21:13:04 +08:00 • committed by Bjorn Helgaas

parent f1c66c4678

commit 503275bf37

1 changed files with 2 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

arch/tile/kernel/pci.c

View file