clk: stm32f4: Add post divisor for I2S & SAI PLLs

Browse source

This patch adds post dividers of I2S & SAI PLLs.
These dividers are managed by a dedicated register (RCC_DCKCFGR).
The PLL should be off before a set rate.

Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

...

This commit is contained in:

Gabriel Fernandez 2016-12-13 15:20:14 +01:00 • committed by Stephen Boyd

parent 83135ad3c5

commit 517633ef63

1 changed files with 55 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

55

drivers/clk/clk-stm32f4.c

View file