drm/i915: fix tiling on IGDNG

Browse source

It seems that on IGDNG the same swizzling setup always applys.
And front buffer tiling needs to set address swizzle in display
arb control too.

Fix plane tricle feed setting in v1 which should be disable bit,
and always setup address swizzle to let hardware care for buffer
tiling in all cases.

Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>

...

This commit is contained in:

Zhenyu Wang 2009-09-02 10:57:52 +08:00 • committed by Eric Anholt

parent 65655d4ab7

commit 553bd149bb

3 changed files with 21 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

15

drivers/gpu/drm/i915/i915_gem_tiling.c

View file

4

drivers/gpu/drm/i915/i915_reg.h

View file

10

drivers/gpu/drm/i915/intel_display.c

View file