drm/amd/display: Support CW4 for DMUB ringbuffer inbox

Browse source

[Why]
Region 4 is non cacheable and slower than using cache window 4.

[How]
Check the firmware version to determine how we should program the
base address and memory windows.

Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Nicholas Kazlauskas 2020-05-07 13:35:41 -04:00 • committed by Alex Deucher

parent 455802c72f

commit 562c805f83

2 changed files with 23 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

28

drivers/gpu/drm/amd/display/dmub/src/dmub_dcn20.c

View file

3

drivers/gpu/drm/amd/display/dmub/src/dmub_srv.c

View file