arm64: tegra: Enable DFLL support on Jetson Nano

Browse source

Populate the DFLL node and corresponding PWM pin nodes in order to
enable CPUFREQ support on the Jetson Nano platform.

Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Jon Hunter 2020-07-12 11:25:05 +01:00 • committed by Thierry Reding

parent 3f9efbbe57

commit 579db6e5d9

1 changed files with 37 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

37

arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts

View file