drm/amdgpu: Add JPEG4_0_3 core reset control reg

Browse source

Add core reset control registers for JPEG4_0_3

Signed-off-by: Sathishkumar S <sathishkumar.sundararaju@amd.com>
Acked-by: Christian König <christian.koenig@amd.com>
Reviewed-by: Leo Liu <leo.liu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Sathishkumar S 2025-02-12 10:21:40 +05:30 • committed by Alex Deucher

parent dc0297f319

commit 58702e1a09

1 changed files with 34 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

34

drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_offset.h

View file