perf vendor events: Update alderlake to v1.20

Browse source

Update from v1.19 to v1.20 affecting the performance/goldencove
events. Adds cmask=1 for ARITH.IDIV_ACTIVE, and updates event
descriptions.

Signed-off-by: Ian Rogers <irogers@google.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Kan Liang <kan.liang@linux.intel.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20230411234440.3313680-2-irogers@google.com
Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>

...

This commit is contained in:

Ian Rogers 2023-04-11 16:44:38 -07:00 • committed by Arnaldo Carvalho de Melo

parent e013733612

commit 588c8a2da9

3 changed files with 7 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

tools/perf/pmu-events/arch/x86/alderlake/other.json

View file

4

tools/perf/pmu-events/arch/x86/alderlake/pipeline.json

View file

4

tools/perf/pmu-events/arch/x86/mapfile.csv

View file

1 Family-model Version Filename EventType 2 GenuineIntel-6-(97|9A|B7|BA|BF) v1.19 v1.20 alderlake core 3 GenuineIntel-6-BE v1.19 v1.20 alderlaken core 4 GenuineIntel-6-(1C|26|27|35|36) v4 bonnell core 5 GenuineIntel-6-(3D|47) v27 broadwell core 6 GenuineIntel-6-56 v9 broadwellde core