drm/i915/gen9: Add WaEnableChickenDCPR

Browse source

Workaround for display underrun issues with Y & Yf Tiling.
Set this on all gen9 as stated by bspec.

v2: proper workaround name

References: HSD#2136383, BSID#857
Signed-off-by: Mika Kuoppala <mika.kuoppala@intel.com>
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1465309159-30531-22-git-send-email-mika.kuoppala@intel.com

...

This commit is contained in:

Mika Kuoppala 2016-06-07 17:19:13 +03:00 • committed by Mika Kuoppala

parent 954337aa96

commit 590e8ff04b

2 changed files with 7 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/i915/i915_reg.h

View file

4

drivers/gpu/drm/i915/intel_pm.c

View file