drm/amd/display: Add interface to track PHY state

Browse source

[Why]
Sometimes pixel clock needs to remain active after transmitter disable.

[How]
Use update_phy_state to track PHY state after stream
enable/disable and program pixel clock as needed.

Reviewed-by: Alvin Lee <alvin.lee2@amd.com>
Acked-by: Brian Chang <Brian.Chang@amd.com>
Signed-off-by: Taimur Hassan <Syed.Hassan@amd.com>
Signed-off-by: Alvin Lee <alvin.lee2@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Alvin Lee 2022-08-10 19:39:24 -04:00 • committed by Alex Deucher

parent b68ea8af4a

commit 594b237b9a

11 changed files with 88 additions and 13 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

18

drivers/gpu/drm/amd/display/dc/core/dc.c

View file

12

drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c

View file

1

drivers/gpu/drm/amd/display/dc/dc_link.h

View file

8

drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c

View file

9

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

View file

9

drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hwseq.c

View file

32

drivers/gpu/drm/amd/display/dc/dcn32/dcn32_hwseq.c

View file

3

drivers/gpu/drm/amd/display/dc/dcn32/dcn32_hwseq.h

View file

1

drivers/gpu/drm/amd/display/dc/dcn32/dcn32_init.c

View file

6

drivers/gpu/drm/amd/display/dc/inc/hw/hw_shared.h

View file

2

drivers/gpu/drm/amd/display/dc/inc/hw_sequencer.h

View file