x86, cacheinfo: Disable index in all four subcaches

Browse source

When disabling an L3 cache index, make sure we disable that index in
all four subcaches of the L3. Clarify nomenclature while at it, wrt to
disable slots versus disable index and rename accordingly.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
LKML-Reference: <1271945222-5283-6-git-send-email-bp@amd64.org>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>

...

This commit is contained in:

Borislav Petkov 2010-04-22 16:07:02 +02:00 • committed by H. Peter Anvin

parent ba06edb63f

commit 59d3b38874

1 changed files with 43 additions and 17 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

60

arch/x86/kernel/cpu/intel_cacheinfo.c

View file