mtd: nand: sunxi: adapt clk_rate to tWB, tADL, tWHR and tRHW timings

Browse source

Adapt the NAND controller clk rate to the tWB, tADL, tWHR and tRHW
timings instead of returning an error when the maximum clk divisor is
not big enough to provide an appropriate timing.

Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>

...

This commit is contained in:

Boris Brezillon 2015-11-11 22:30:30 +01:00

parent 2d43457f79

commit 5abcd95d8c

1 changed files with 12 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

12

drivers/mtd/nand/sunxi_nand.c

View file