MIPS: Add LLB bit and related feature for the Config 5 CP0 register

Browse source

The LLBIT (bit 4) in the Config5 CP0 register indicates the software
availability of the Load-Linked bit. This bit is only set by hardware
and it has the following meaning:

0: LLB functionality is not supported
1: LLB functionality is supported. The following feature are also
supported:

- ERETNC instruction. Similar to ERET but it does not clear the LLB
bit in the LLAddr register.
- CP0 LLAddr/LLB bit must be set
- LLbit is software accessible through the LLAddr[0]

This will be used later on to emulate R2 LL/SC instructions.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>

...

This commit is contained in:

Markos Chandras 2014-12-02 09:46:19 +00:00

parent 28d6f93d20

commit 5aed9da128

4 changed files with 7 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/mips/include/asm/cpu-features.h

View file

1

arch/mips/include/asm/cpu.h

View file

1

arch/mips/include/asm/mipsregs.h

View file

2

arch/mips/kernel/cpu-probe.c

View file