cxl/port: Store the downstream port's Component Register mappings in struct cxl_dport

Browse source

Same as for ports, also store the downstream port's Component Register
mappings, use struct cxl_dport for that.

Signed-off-by: Robert Richter <rrichter@amd.com>
Signed-off-by: Terry Bowman <terry.bowman@amd.com>
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Link: https://lore.kernel.org/r/20230622205523.85375-16-terry.bowman@amd.com
Signed-off-by: Dan Williams <dan.j.williams@intel.com>

...

This commit is contained in:

Robert Richter 2023-06-22 15:55:11 -05:00 • committed by Dan Williams

parent 19ab69a60e

commit 5d2ffbe4b8

2 changed files with 13 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

11

drivers/cxl/core/port.c

View file

2

drivers/cxl/cxl.h

View file