gianfar: Remove redundant programming of [rt]xic registers

Browse source

For Multi Q Multi Group (MQ_MG_MODE) mode, the Rx/Tx colescing registers [rt]xic
are aliased with the [rt]xic0 registers (coalescing setting regs for Q0). This
avoids programming twice in a row the coalescing registers for the Rx/Tx hw Q0.

Signed-off-by: Claudiu Manoil <claudiu.manoil@freescale.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

...

This commit is contained in:

Claudiu Manoil 2013-03-19 07:40:04 +00:00 • committed by David S. Miller

parent 6be5ed3fef

commit 5d9657d83a

1 changed files with 12 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

24

drivers/net/ethernet/freescale/gianfar.c

View file