riscv: Fixed wrong register in XIP_FIXUP_FLASH_OFFSET macro

Browse source

During the refactoring, a bug was introduced in the rarly used
XIP_FIXUP_FLASH_OFFSET macro.

Fixes: bee7fbc385 ("RISC-V CPU Idle Support")
Fixes: e7681beba9 ("RISC-V: Split out the XIP fixups into their own file")

Signed-off-by: Frederik Haxel <haxel@fzi.de>
Link: https://lore.kernel.org/r/20231212130116.848530-3-haxel@fzi.de
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

...

This commit is contained in:

Frederik Haxel 2023-12-12 14:01:13 +01:00 • committed by Palmer Dabbelt

parent 66f1e68093

commit 5daa372641

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/riscv/include/asm/xip_fixup.h

View file