perf vendor events intel: Update alderlaken events to v1.24

Browse source

Update alderlaken events to v1.24 released in:
e627dd8d89

Adds LBR_INSERTS.ANY/MISC_RETIRED.LBR_INSERTS event.

Event json automatically generated by:
https://github.com/intel/perfmon/blob/main/scripts/create_perf_json.py

Signed-off-by: Ian Rogers <irogers@google.com>
Reviewed-by: Kan Liang <kan.liang@linux.intel.com>
Cc: Stephane Eranian <eranian@google.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Edward Baker <edward.baker@intel.com>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Samantha Alt <samantha.alt@intel.com>
Cc: Weilin Wang <weilin.wang@intel.com>
Signed-off-by: Namhyung Kim <namhyung@kernel.org>
Link: https://lore.kernel.org/r/20240214011820.644458-3-irogers@google.com

...

This commit is contained in:

Ian Rogers 2024-02-13 17:17:51 -08:00 • committed by Namhyung Kim

parent 2252ddf434

commit 5dcc2abaa5

3 changed files with 19 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

tools/perf/pmu-events/arch/x86/alderlaken/other.json

View file

9

tools/perf/pmu-events/arch/x86/alderlaken/pipeline.json

View file

2

tools/perf/pmu-events/arch/x86/mapfile.csv

View file

1 Family-model Version Filename EventType 2 GenuineIntel-6-(97|9A|B7|BA|BF) v1.24 alderlake core 3 GenuineIntel-6-BE v1.23 v1.24 alderlaken core 4 GenuineIntel-6-(1C|26|27|35|36) v5 bonnell core 5 GenuineIntel-6-(3D|47) v28 broadwell core 6 GenuineIntel-6-56 v11 broadwellde core