clk: sunxi-ng: sun50i: a64: Use sigma-delta modulation for audio PLL

Browse source

The audio blocks require specific clock rates. Until now we were using
the closest clock rate possible with integer N-M factors. This resulted
in audio playback being slightly slower than it should be.

The vendor kernel gets around this (for some SoCs) by using sigma-delta
modulation to generate a fractional-N factor. As the PLL hardware is
identical in most chips, we can port the settings for H3 onto the A64.

Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>
Tested-by: Vasily Khoruzhick <anarsoul@gmail.com>
Signed-off-by: Chen-Yu Tsai <wens@csie.org>

...

This commit is contained in:

Chen-Yu Tsai 2018-11-22 18:23:22 +08:00

parent ee678706e4

commit 5e06aa5052

1 changed files with 24 additions and 13 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

37

drivers/clk/sunxi-ng/ccu-sun50i-a64.c

View file