coresight: etm4x: Do not save/restore Data trace control registers

Browse source

ETM4x doesn't support Data trace on A class CPUs. As such do not access the
Data trace control registers during CPU idle. This could cause problems for
ETE. While at it, remove all references to the Data trace control registers.

Fixes: f188b5e76a ("coresight: etm4x: Save/restore state across CPU low power states")
Reported-by: Yabin Cui <yabinc@google.com>
Reviewed-by: Mike Leach <mike.leach@linaro.org>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Tested-by: Yabin Cui <yabinc@google.com>
Link: https://lore.kernel.org/r/20240412142702.2882478-3-suzuki.poulose@arm.com

...

This commit is contained in:

Suzuki K Poulose 2024-04-12 15:27:00 +01:00

parent 1e7ba33fa5

commit 5eb3a0c2c5

2 changed files with 0 additions and 34 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

drivers/hwtracing/coresight/coresight-etm4x-core.c

View file

28

drivers/hwtracing/coresight/coresight-etm4x.h

View file