drm/amdgpu: Skip specific mmhub and sdma registers accessing under sriov

Browse source

[Why]
SDMA0_CNTL and MMHUB system aperture related registers are blocked by L1 Policy.
Therefore, they cannot be accessed by VF and loged in violation.

[How]
For MMHUB registers, they will be programmed by PF. So VF will skip to program them in mmhubv3_0.
For SDMA0_CNTL which is a PF_only register, VF don't need to program it in sdma_v6_0.

Signed-off-by: Yifan Zha <Yifan.Zha@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Yifan Zha 2023-01-11 14:59:39 +08:00 • committed by Alex Deucher

parent 51097df1b2

commit 60b7342974

2 changed files with 23 additions and 21 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

32

drivers/gpu/drm/amd/amdgpu/mmhub_v3_0.c

View file

10

drivers/gpu/drm/amd/amdgpu/sdma_v6_0.c

View file