drm/amd/display: Remove 300Mhz minimum disp clk limit.

Browse source

300Mhz disp clk limit was a workaround that was fixed in SMU and is no
longer needed.

Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Yongqiang Sun 2018-02-22 16:50:39 -05:00 • committed by Alex Deucher

parent 5e3e341cee

commit 623a7e96cd

3 changed files with 5 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/gpu/drm/amd/display/dc/core/dc.c

View file

3

drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c

View file

2

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c

View file