octeontx2-af: cn10k: Use FLIT0 register instead of FLIT1

Browse source

RVU SMMU widget stores the final translated PA at
RVU_AF_SMMU_TLN_FLIT0<57:18> instead of FLIT1 register. This patch
fixes the address translation logic to use the correct register.

Fixes: 893ae97214 ("octeontx2-af: cn10k: Support configurable LMTST regions")
Signed-off-by: Geetha sowjanya <gakula@marvell.com>
Signed-off-by: Sunil Goutham <sgoutham@marvell.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

...

This commit is contained in:

Geetha sowjanya 2021-08-22 17:32:27 +05:30 • committed by David S. Miller

parent e793836545

commit 623da5ca70

2 changed files with 3 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/net/ethernet/marvell/octeontx2/af/rvu_cn10k.c

View file

2

drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h

View file