ARM: dts: sun8i: r40: Add deinterlace node

R40 contains deinterlace core compatible to that in H3. One peculiarity
is that RAM gate is shared with CSI1. User manual states it's separate
but that's not true. Shared gate was verified with BSP Linux code check
and with runtime tests (CPU crashed if CSI1 gate was not ungated).

Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20210106181901.1324075-3-jernej.skrabec@siol.net
This commit is contained in:
Jernej Skrabec 2021-01-06 19:19:01 +01:00 • committed by Maxime Ripard
commit 62de535663
No known key found for this signature in database
GPG key ID: E3EF0D6F671851C5