mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/
synced 2026-10-16 22:39:48 +00:00
clk: renesas: Updates for v5.14
- Add support for CPU core clock boost modes on R-Car Gen3,
- Add ISPCS (Image Signal Processor) clocks on R-Car V3U,
- Switch SH/R-Mobile and R-Car "DIV6" clocks to .determine_rate(),
and improve support for multiple parents,
- Switch RZ/N1 divider clocks to .determine_rate(),
- Add ZA2 (Audio Clock Generator) clock on R-Car D3,
- Minor fixes and improvements.
-----BEGIN PGP SIGNATURE-----
iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCYLCsnwAKCRCKwlD9ZEnx
cLEOAQDRT3T1QFmyHD6q1lPpLUIrsp2JlWcCpNql9MRqtlttBwEAwGnDVTToYsTN
EHtMAUanN5H2Ofvz2G7XWNwnF/hO6gA=
=pLVr
-----END PGP SIGNATURE-----
Merge tag 'renesas-clk-for-v5.14-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-renesas
Pull Renesas clk driver updates from Geert Uytterhoeven:
- Add support for CPU core clock boost modes on R-Car Gen3
- Add ISPCS (Image Signal Processor) clocks on R-Car V3U
- Switch SH/R-Mobile and R-Car "DIV6" clocks to .determine_rate()
and improve support for multiple parents
- Switch RZ/N1 divider clocks to .determine_rate()
- Add ZA2 (Audio Clock Generator) clock on R-Car D3
- Minor fixes and improvements
* tag 'renesas-clk-for-v5.14-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers:
clk: renesas: r8a77995: Add ZA2 clock
clk: renesas: cpg-mssr: Make srstclr[] comment block consistent
clk: renesas: cpg-mssr: Remove unused [RM]MSTPCR() definitions
clk: renesas: r9a06g032: Switch to .determine_rate()
clk: renesas: div6: Implement range checking
clk: renesas: div6: Consider all parents for requested rate
clk: renesas: div6: Switch to .determine_rate()
clk: renesas: div6: Simplify src mask handling
clk: renesas: div6: Use clamp() instead of clamp_t()
clk: renesas: rcar-usb2-clock-sel: Fix error handling in .probe()
clk: renesas: r8a779a0: Add ISPCS clocks
clk: renesas: rcar-gen3: Add boost support to Z clocks
clk: renesas: rcar-gen3: Add custom clock for PLLs
clk: renesas: rcar-gen3: Increase Z clock accuracy
clk: renesas: rcar-gen3: Grammar s/dependent of/dependent on/
clk: renesas: rcar-gen3: Remove superfluous masking in cpg_z_clk_set_rate()
clk: renesas: rcar-gen3: Make cpg_z_clk.mask u32
clk: renesas: rcar-gen3: Update Z clock rate formula in comments
This commit is contained in:
commit
6435c49913
7 changed files with 244 additions and 83 deletions
Loading…
Add table
Add a link
Reference in a new issue