drm/amd/display: implement lttpr logic

Browse source

1-If at least one repeater is present in the link and we are in non
transparent mode, perform clock recovery then channel equalization
with all repeaters one by one before training DPRX.

2-Mark the end of LT with a repeater by setting training pattern 0
at the end of channel equalization with each repeater.

Signed-off-by: abdoulaye berthe <abdoulaye.berthe@amd.com>
Reviewed-by: Aric Cyr <Aric.Cyr@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

abdoulaye berthe 2019-07-24 11:01:44 -04:00 • committed by Alex Deucher

parent bad7ab0be9

commit 64c12b733f

3 changed files with 292 additions and 72 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

319

drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c

View file

39

drivers/gpu/drm/amd/display/dc/core/dc_link_hwss.c

View file

6

drivers/gpu/drm/amd/display/dc/inc/link_hwss.h

View file