drm/amdgpu: enable GENERIC0_INT for gfx/compute pipes

Browse source

To generate an interrupt to RLC for accessing indirect
registers that CP can not access directly

Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Hawking Zhang 2022-04-06 12:08:12 +08:00 • committed by Alex Deucher

parent b21348a28b

commit 65b462fc7e

1 changed files with 8 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

8

drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c

View file