perf vendor events intel: Haswell v33 events

Browse source

Updates descriptions and encodings. Adds BR_MISP_EXEC.INDIRECT events.

Reviewed-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Ian Rogers <irogers@google.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Dan Williams <dan.j.williams@intel.com>
Cc: Edward Baker <edward.baker@intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Samantha Alt <samantha.alt@intel.com>
Cc: Weilin Wang <weilin.wang@intel.com>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20230324072218.181880-2-irogers@google.com
Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>

...

This commit is contained in:

Ian Rogers 2023-03-24 00:22:13 -07:00 • committed by Arnaldo Carvalho de Melo

parent 74a87b6aa2

commit 67245a7eea

4 changed files with 47 additions and 39 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

38

tools/perf/pmu-events/arch/x86/haswell/cache.json

View file

38

tools/perf/pmu-events/arch/x86/haswell/memory.json

View file

8

tools/perf/pmu-events/arch/x86/haswell/pipeline.json

View file

2

tools/perf/pmu-events/arch/x86/mapfile.csv

View file

1 Family-model Version Filename EventType 10 GenuineIntel-6-5[CF] v13 goldmont core 11 GenuineIntel-6-7A v1.01 goldmontplus core 12 GenuineIntel-6-A[DE] v1.01 graniterapids core 13 GenuineIntel-6-(3C|45|46) v32 v33 haswell core 14 GenuineIntel-6-3F v26 haswellx core 15 GenuineIntel-6-(7D|7E|A7) v1.17 icelake core 16 GenuineIntel-6-6[AC] v1.19 icelakex core