Amlogic clock updates for v5.14

* Use determine_rate() for the pll ops instead of round_rate()
 * Restrict gp0/1 and audio plls range on g12a/sm1
 * Improve axg-audio controller error on deferral
 * Add NNA clocks on g12a
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAmDBGeIACgkQ5vwPHDfy
 2oVCURAAoeOtE20qJbw3Npjnar5Je73aN5v4EVW2ky8FOhxQk4kZ58sucQvgF5Co
 1d6tiFSm49LtyDsYEEa9ewXwKomc/NyUSM00REgcNMsxGRTaGq74/LO7KWbXlobX
 aIFDe66DLFL453e1wzSPauSHl8MK4NL+WBh4uB4FgG2dveY+B7I7iic7uWojXBwl
 WN6xAUBe8wQKuvv0wpkdnRcLhU0kw1dtA8uV5CnMlcrDft2I3zzOzzKNUAGNSSy3
 kry3amveSF9TZp9AcT2oV5Fp6qMu3gHvCSJOvCbr7EUjl+pFgEaWm/OeiseqpA8c
 dhFUyIY66m5/3L06An3DZtjcEuWbsFhj9l5gDSd7qmw3ALof08e+JXRDr/tvj9zo
 j9rwpm7hFpxjZYbcBeJmlU2KGAb+m4WR8j12LFyXVOMRSjxTM3lETJxWP3KoHMId
 X8vY2K+BpIADfTw7g9Zt2o4WJago+aKyTU0RLZiqQHWWUK/i9ZhjOyKxVcfho7Uz
 kQduNWn+UkF3QuCQEKkqooRNo8z4Cki9LxtSx07QQiQYZXrTqGMVbgfcLSOjSi+W
 vZNK8Ka8ZwAty4+H1Hwd5CdiwDvAbRw0ZO7/vkLe/Z7TEL+QTWYOXNt0yo+wZMkl
 hqbdyxgmfonAT7iozjyzOA8vShyM8a6O0Wet1fsTWJbR4x29voQ=
 =AEVb
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-v5.14-1' of https://github.com/BayLibre/clk-meson into clk-amlogic

Pull Amlogic clk driver updates from Jerome Brunet:

 - Use determine_rate() for the pll ops instead of round_rate()
 - Restrict gp0/1 and audio plls range on g12a/sm1
 - Improve axg-audio controller error on deferral
 - Add NNA clocks on g12a

* tag 'clk-meson-v5.14-1' of https://github.com/BayLibre/clk-meson:
  clk: meson: g12a: Add missing NNA source clocks for g12b
  clk: meson: axg-audio: improve deferral handling
  clk: meson: g12a: fix gp0 and hifi ranges
  clk: meson: pll: switch to determine_rate for the PLL ops
This commit is contained in:
Stephen Boyd 2021-06-22 13:01:30 -07:00
commit 686f225039
3 changed files with 24 additions and 15 deletions