Add SPI Driver to HPE GXP Architecture

Merge series from nick.hawkins@hpe.com <nick.hawkins@hpe.com>:

The GXP supports 3 separate SPI interfaces to accommodate the system
flash, core flash, and other functions. The SPI engine supports variable
clock frequency, selectable 3-byte or 4-byte addressing and a
configurable x1, x2, and x4 command/address/data modes. The memory
buffer for reading and writing ranges between 256 bytes and 8KB. This
driver supports access to the core flash and bios part.
This commit is contained in:
Mark Brown 2022-07-29 20:22:22 +01:00
commit 69243df953
No known key found for this signature in database
GPG key ID: 24D68B725D5487D0
5 changed files with 391 additions and 0 deletions