drm/msm/dsi: drop multiple pll enable_seq support

Browse source

The only PLL using multiple enable sequences is the 28nm PLL, which just
does the single step in the loop. Push that support back into the PLL
code.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Abhinav Kumar <abhinavk@codeaurora.org>
Tested-by: Stephen Boyd <swboyd@chromium.org> # on sc7180 lazor
Link: https://lore.kernel.org/r/20210331105735.3690009-6-dmitry.baryshkov@linaro.org
Signed-off-by: Rob Clark <robdclark@chromium.org>

...

This commit is contained in:

Dmitry Baryshkov 2021-03-31 13:57:16 +03:00 • committed by Rob Clark

parent d6d1439ec4

commit 6a58cfecaf

5 changed files with 42 additions and 56 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c

View file

23

drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c

View file

3

drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm_8960.c

View file

65

drivers/gpu/drm/msm/dsi/phy/dsi_pll.c

View file

4

drivers/gpu/drm/msm/dsi/phy/dsi_pll.h

View file